Results for "(((path and intermediate and language)<in>metadata)) <and> (pyr >= 1950 <and> p..."
Your search matched **16** of **2274453** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

1. **Experiments in software reengineering**

Leach, R.J.;
Aerospace and Electronics Conference, 1997. NAECON 1997., Proceedings of the IEEE 1997
Volume 2, 14-17 July 1997 Page(s):683 - 689 vol.2
Digital Object Identifier 10.1109/NAECON.1997.622716

2. **Automated synthesis of microprogrammed control units in DIADI**

Yang, L.; Perkowski, M.A.; Smith, D.; Shamsapour, A.;
Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on
Volume 4, 3-6 May 1992 Page(s):1973 - 1976 vol.4
Digital Object Identifier 10.1109/ISCAS.1992.230391

3. **An intermediate representation for behavioral synthesis**

Dutt, N.; Hadley, T.; Gajski, D.D.;
Design Automation Conference, 1990. Proceedings., 27th ACM/IEEE
24-28 June 1990 Page(s):14 - 19
Digital Object Identifier 10.1109/DAC.1990.114821

4. **A VHDL implementation of a shearing unit for shear-warp factoriz volume rendering**

Kazakova, N.V.; Margala, M.;
Electrical and Computer Engineering, 2000 Canadian Conference on
Volume 2, 7-10 March 2000 Page(s):1118 - 1122 vol.2
Digital Object Identifier 10.1109/CCECE.2000.849637

5. **Automated synthesis of asynchronous pipelines**

Yau-Hwang Kuo; Shaw-Pyng Lo;
Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on
Volume 2, 3-6 May 1992 Page(s):685 - 688 vol.2
Digital Object Identifier 10.1109/ISCAS.1992.230159

AbstractPlus | Full Text: PDF(328 KB) IEEE CNF
Rights and Permissions

6. **Automated transformation of algorithms into register-transfer lev implementations**

Zebo Peng; Kuchcinski, K.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 2, Feb. 1994 Page(s):150 - 166
Digital Object Identifier 10.1109/43.259939

AbstractPlus | Full Text: PDF(1712 KB) IEEE JNL
Rights and Permissions

7. **Logic optimization and code generation for embedded control applications**

Yunjian Jiang; Brayton, R.K.;
Hardware/Software Codesign, 2001. CODES 2001. Proceedings of the Ninth International Sym on
25-27 April 2001 Page(s):225 - 229
Digital Object Identifier 10.1109/HSC.2001.924680

AbstractPlus | Full Text: PDF(428 KB) IEEE CNF
Rights and Permissions

8. **Numerical solution of differential systems with algebraic inequali arising in robot programming**

Spiteri, R.J.; Ascher, U.M.; Pai, D.K.;
Robotics and Automation, 1995. Proceedings., 1995 IEEE International Conference on
Volume 3, 21-27 May 1995 Page(s):2373 - 2380 vol.3
Digital Object Identifier 10.1109/ROBOT.1995.525615

AbstractPlus | Full Text: PDF(720 KB) IEEE CNF
Rights and Permissions

9. **A system level synthesis framework for computer architectures**

Tanir, O.; Agarwal, V.K.; Bhatt, P.C.P.;
Rapid System Prototyping, 1992. Shortening the Path from Specification to Prototype, 1992 Int Workshop on
23-25 June 1992 Page(s):94 - 111
Digital Object Identifier 10.1109/IWRSP.1992.243914

AbstractPlus | Full Text: PDF(1028 KB) IEEE CNF
Rights and Permissions

10. **SOPView: a visual query and object browsing environment for SC OODBMS**

Seong-Woo Chang; Suk-Ho Lee; Hyoung-Joo Kim;
Computer Software and Applications Conference, 1996. COMPSAC '96., Proceedings of 20th International
21-23 Aug. 1996 Page(s):354 - 360
Digital Object Identifier 10.1109/CMPSAC.1996.544591

AbstractPlus | Full Text: PDF(748 KB) IEEE CNF
Rights and Permissions

11. **27th ACM/IEEE Design Automation Conference. Proceedings 199 No.90CH2894-4)**

Design Automation Conference, 1990. Proceedings., 27th ACM/IEEE
24-28 June 1990
Digital Object Identifier 10.1109/DAC.1990.114953

AbstractPlus | Full Text: PDF(20 KB) IEEE CNF
Rights and Permissions

12. **A minimal hardware constrained scheduling algorithm for VLSI d automation**

Chi-Ho Lin;
TENCON 99. Proceedings of the IEEE Region 10 Conference
Volume 2, 15-17 Sept. 1999 Page(s):860 - 863 vol.2
Digital Object Identifier 10.1109/TENCON.1999.818554

AbstractPlus | Full Text: PDF(264 KB) IEEE CNF
Rights and Permissions

13. **GRAPE-II: a tool for the rapid prototyping of multi-rate asynchron DSP applications on heterogeneous multiprocessors**

Lauwereins, R.; Engels, M.; Peperstraete, J.A.;
Rapid System Prototyping, 1992. Shortening the Path from Specification to Prototype, 1992 Int Workshop on
23-25 June 1992 Page(s):24 - 37
Digital Object Identifier 10.1109/IWRSP.1992.243919

AbstractPlus | Full Text: PDF(644 KB) IEEE CNF
Rights and Permissions

14. **Event-based verification of synchronous, globally controlled, log designs against signal flow graphs**

Van Aelten, F.; Allen, J.; Devadas, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 1, Jan. 1994 Page(s):122 - 134
Digital Object Identifier 10.1109/43.273743

AbstractPlus | Full Text: PDF(1332 KB) IEEE JNL
Rights and Permissions

15. **A generic prototype model for distributed systems based on high object oriented specification**

Kordon, F.;
Rapid System Prototyping, 1993. Shortening the Path from Specification to Prototype. Proceed Fourth International Workshop on
28-30 June 1993 Page(s):194 - 204
Digital Object Identifier 10.1109/IWRSP.1993.263182

AbstractPlus | Full Text: PDF(720 KB) IEEE CNF
Rights and Permissions

16. **A high speed encoder for recursive systematic convolutive codes**

M'sir, A.; Monteiro, F.; Dandache, A.; Lepley, B.;
On-Line Testing Workshop, 2002. Proceedings of the Eighth IEEE International
8-10 July 2002 Page(s):51 - 55
Digital Object Identifier 10.1109/OLT.2002.1030183

AbstractPlus | Full Text: PDF(680 KB) IEEE CNF
Rights and Permissions